Detail publikace

Test Platform for Fault Tolerant Systems Design Qualities Verification

Originální název

Test Platform for Fault Tolerant Systems Design Qualities Verification

Anglický název

Test Platform for Fault Tolerant Systems Design Qualities Verification

Jazyk

en

Originální abstrakt

In this paper, a methodology for fault tolerant systems design qualities verification is presented together with recovery technique for fault tolerant system after soft errors occurrence in SRAM-based FPGA. First, the principles of test platform based on external SEU injector are presented, all components of test platform and their role during SEU simulation are described. Then, the recovery technique based on the generic partial dynamic reconfiguration controller implemented inside FPGA is presented. The controller is used for the identification of faulty module in the fault tolerant system, reconfiguration of this module through ICAP interface and synchronization of the module after reconfiguration process with other modules in the system. The controller can be used for the identification of permanent faults in FPGA structure as well. The first experiments with test platform and reconfiguration controller are discussed in this paper.

Anglický abstrakt

In this paper, a methodology for fault tolerant systems design qualities verification is presented together with recovery technique for fault tolerant system after soft errors occurrence in SRAM-based FPGA. First, the principles of test platform based on external SEU injector are presented, all components of test platform and their role during SEU simulation are described. Then, the recovery technique based on the generic partial dynamic reconfiguration controller implemented inside FPGA is presented. The controller is used for the identification of faulty module in the fault tolerant system, reconfiguration of this module through ICAP interface and synchronization of the module after reconfiguration process with other modules in the system. The controller can be used for the identification of permanent faults in FPGA structure as well. The first experiments with test platform and reconfiguration controller are discussed in this paper.

BibTex


@inproceedings{BUT91472,
  author="Martin {Straka} and Lukáš {Mičulka} and Jan {Kaštil} and Zdeněk {Kotásek}",
  title="Test Platform for Fault Tolerant Systems Design Qualities Verification",
  annote="In this paper, a methodology for fault tolerant systems design qualities
verification is presented together with recovery technique for fault tolerant
system after soft errors occurrence in SRAM-based FPGA. First, the principles of
test platform based on external SEU injector are presented, all components of
test platform and their role during SEU simulation are described. Then, the
recovery technique based on the generic partial dynamic reconfiguration
controller implemented inside FPGA is presented. The controller is used for the
identification of faulty module in the fault tolerant system, reconfiguration of
this module through ICAP interface and synchronization of the module after
reconfiguration process with other modules in the system. The controller can be
used for the identification of permanent faults in FPGA structure as well. The
first experiments with test platform and reconfiguration controller are discussed
in this paper.",
  address="IEEE Computer Society",
  booktitle="15th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems",
  chapter="91472",
  edition="NEUVEDEN",
  howpublished="print",
  institution="IEEE Computer Society",
  year="2012",
  month="february",
  pages="336--341",
  publisher="IEEE Computer Society",
  type="conference paper"
}