Detail publikace

Versatile Chirp Sine Generator on Fix-point FPGA

KUNZ, J. BENEŠ, P.

Originální název

Versatile Chirp Sine Generator on Fix-point FPGA

Anglický název

Versatile Chirp Sine Generator on Fix-point FPGA

Jazyk

en

Originální abstrakt

This paper deals with a logarithmic and a linear chirp sine generation on a fixed-point FPGA mainly for vibration testing, nevertheless, the generator can also be used in other areas. A basic overview of the logarithmic chirp sine signal is provided. Then, methods of software signal generation as well as different hardware platforms are briefly described and their pros and cons are mentioned. A DDS generator on FPGA needs the phase difference between samples as an input. This generation for the logarithm chirp sine signal is presented, and its resolution, errors and limitations on fixed-point arithmetic are revealed. Our implementation runs on Compact RIO 9067, uses 32-bit fixed-point and is able to generate linear and logarithm chirp signals from 10 Hz to 7 kHz with a minimum chirp speed of 1 oct/min.

Anglický abstrakt

This paper deals with a logarithmic and a linear chirp sine generation on a fixed-point FPGA mainly for vibration testing, nevertheless, the generator can also be used in other areas. A basic overview of the logarithmic chirp sine signal is provided. Then, methods of software signal generation as well as different hardware platforms are briefly described and their pros and cons are mentioned. A DDS generator on FPGA needs the phase difference between samples as an input. This generation for the logarithm chirp sine signal is presented, and its resolution, errors and limitations on fixed-point arithmetic are revealed. Our implementation runs on Compact RIO 9067, uses 32-bit fixed-point and is able to generate linear and logarithm chirp signals from 10 Hz to 7 kHz with a minimum chirp speed of 1 oct/min.

Plný text v Digitální knihovně

Dokumenty

BibTex


@article{BUT160854,
  author="Jan {Kunz} and Petr {Beneš}",
  title="Versatile Chirp Sine Generator on Fix-point FPGA",
  annote="This paper deals with a logarithmic and a linear chirp sine generation on a fixed-point FPGA mainly for vibration testing, nevertheless, the generator can also be used in other areas. A basic overview of the logarithmic chirp sine signal is provided. Then, methods of software signal generation as well as different hardware platforms are briefly described and their pros and cons are mentioned. A DDS generator on FPGA needs the phase difference between samples as an input. This generation for the logarithm chirp sine signal is presented, and its resolution, errors and limitations on fixed-point arithmetic are revealed. Our implementation runs on Compact RIO 9067, uses 32-bit fixed-point and is able to generate linear and logarithm chirp signals from 10 Hz to 7 kHz with a minimum chirp speed of 1 oct/min.",
  address="Czech Technical University in Prague",
  chapter="160854",
  doi="10.14311/AP.2020.60.0462",
  howpublished="online",
  institution="Czech Technical University in Prague",
  number="6",
  volume="60",
  year="2020",
  month="december",
  pages="462--468",
  publisher="Czech Technical University in Prague",
  type="journal article in Scopus"
}