Detail publikace

0.5-V DTMOS Median Filter

KHATEB, F. KULEJ, T. KUMNGERN, M.

Originální název

0.5-V DTMOS Median Filter

Anglický název

0.5-V DTMOS Median Filter

Jazyk

en

Originální abstrakt

This letter presents an analog median filter with ultra-low-voltage supply and extremely low-power consumption. The structure of the median filter is based on comparators built by current limiting transconductance amplifier (OTA). In order to achieve high transconductance and large input range the proposed CMOS structure of the OTA is based on a cascade of two differential stages where the differential pairs exploit the dynamic threshold MOSFET (DTMOS) technique. The proposed structure of OTA is capable to work with 0.5 V supply voltage and consumes 30 nW with simple CMOS circuitry. The design and simulation of the median filter have been performed in Cadence environment using the 0.18 um CMOS TSMC process. The simulation results prove the functionality and the attractive features of the proposed circuit.

Anglický abstrakt

This letter presents an analog median filter with ultra-low-voltage supply and extremely low-power consumption. The structure of the median filter is based on comparators built by current limiting transconductance amplifier (OTA). In order to achieve high transconductance and large input range the proposed CMOS structure of the OTA is based on a cascade of two differential stages where the differential pairs exploit the dynamic threshold MOSFET (DTMOS) technique. The proposed structure of OTA is capable to work with 0.5 V supply voltage and consumes 30 nW with simple CMOS circuitry. The design and simulation of the median filter have been performed in Cadence environment using the 0.18 um CMOS TSMC process. The simulation results prove the functionality and the attractive features of the proposed circuit.

Dokumenty

BibTex


@article{BUT115376,
  author="Fabian {Khateb} and Tomasz {Kulej} and Montree {Kumngern}",
  title="0.5-V DTMOS Median Filter",
  annote="This letter presents an analog median filter with ultra-low-voltage supply and extremely low-power consumption. The structure of the median filter is based on comparators built by current limiting transconductance amplifier (OTA). In order to achieve high transconductance and large input range the proposed CMOS structure of the OTA is based on a cascade of two differential stages where the differential pairs exploit the dynamic threshold MOSFET (DTMOS) technique. The proposed structure of OTA is capable to work with 0.5 V supply voltage and consumes 30 nW with simple CMOS circuitry. The design and simulation of the median filter have been performed in Cadence environment using the 0.18 um CMOS TSMC process. The simulation results prove the functionality and the attractive features of the proposed circuit.",
  address="ELSEVIER GMBH, URBAN & FISCHER VERLAG",
  chapter="115376",
  doi="10.1016/j.aeue.2015.07.015",
  howpublished="print",
  institution="ELSEVIER GMBH, URBAN & FISCHER VERLAG",
  number="11, IF: 0.601",
  volume="69",
  year="2015",
  month="july",
  pages="1733--1736",
  publisher="ELSEVIER GMBH, URBAN & FISCHER VERLAG",
  type="journal article in Web of Science"
}