Tools for split RTL circuit into Testable blocks
HERRMAN, T. KOTÁSEK, Z.
Developed tools make possible to split circuit written in formal model that was developed on DSC into Testable blocks and design scan chain. Outputs of tools are individual Testable blocks written in verilog.
RTL, testability analysis, formal model, scan chain design, Testable block